Since the rise of transistors and integrated circuits, the semiconductor industry has seen rapid advancements, leading to today's microchips containing hundreds of millions of transistors. A pressing challenge in this industry is the emergence of defects, termed "hotspots," during the manufacturing process, affecting chip performance and reliability. In this study, we introduce a deep learning model that predicts hotspots during the design stage. To predict hotspot, our proposed framework generates Scanning Electron Microscopy (SEM) images from layout by combining segmentation and image-translation network. This model outperformed existing baseline models when tested on real industrial datasets, promising to refine the semiconductor design workflow.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.