Lowering optical packaging costs requires developments in new technologies. In this paper, solder ink-jet process is presented for flip-chip component assembly on planar, 3D, flex and stacked submounts and substrates. Applications for this technology are presented and include linear array in-vivo dosimeters, integrated GaN LED displays, telecomm submounts and wearable ambient systems. An important aspect of developing this technology is process reliability. In this study, the reliability of the solder to bump accurately and adhere to various target bond pads was evaluated as well as MIL standard shear tests to qualify the joint strength of the bump.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.