KEYWORDS: Clocks, Sensors, Signal processing, Control systems, Digital video discs, Digital electronics, Logic, Data storage, Device simulation, Signal detection
A novel timing recovery for read channel systems with asynchronous full-digital architecture is presented. The timing recovery consists of a frequency synthesizer and digital circuits employing an adaptive oversampling rate controller to keep its oversampling rate constant. Therefore, it is no need to change a digital equalizer characteristic even if a data transfer rate varies. Moreover, it controls the power consumption to be adequate at CAV. Since the proposed timing recovery is constructed of full-digital logic, it can realize a robust read channel system in high-speed signal processing and on next generation LSIs.
KEYWORDS: Feedback control, Clocks, Error analysis, Analog electronics, Field programmable gate arrays, Signal processing, Control systems, Sensors, Data processing, Data acquisition
A novel timing recovery for Read Channel systems is described. This timing recovery employs a phase error calculation procedure, which extends an operating range of a phase comparator by using a feedback cross position control method.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.