Ms. Eugenia Ng Profile

Eugenia Ng

Process Engineer at Spansion Inc

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 23 March 2007 Paper

A multi-tiered approach to 193nm immersion defect reduction through track process adjustments

Eugenia Ng, Joshua Hooge

Proceedings Volume 6519, 651926 (2007) https://doi.org/10.1117/12.712361

KEYWORDS: Semiconducting wafers, Head-mounted displays, Silicon, Thin film coatings, Scanners, Photoresist processing, Immersion lithography, Reticles, Contamination, Lithography

Read Abstract +

This paper discusses the optimization of process conditions on a 193 nm immersion lithography cluster tool to minimize defects. A 45 nm gate process was selected for optimization but a 65nm reticle was used for defect testing so that a nonimmersion baseline could be collected for comparison. Previous testing has shown defect counts and density are sensitive to rinsing of wafers before and after exposure. This sensitivity was dependent on the topcoat contact angle and resist-plus-topcoat porosity. This paper expands on that study in several ways. (1) The immersion process was simulated by scanning a develop rinse nozzle to observe, with a microscope, any peeling that could cause contamination in the exposure tool. (2) Different EBR strategies were compared to reduce defects causing by edge residue while maximizing the productive area of the wafer. (3) The appearance of some defect types was found to be related to the delay between exposure and post rinse. (4) Bake time and temperature were also added to the testing to determine if the impact to the film composition would influence the number of defects. (5) The addition of HMDS before BARC was tested as a way to control defects caused by delaminating at the edge of the wafer. The paper distinguishes between defects which are specific to the immersion process and those that would still be expected to occur in dry processing.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years