This study aims to develop a novel CMOS-MEMS logic gate via commercially available CMOS process (TSMC,
2P4M®). Compared to existing CMOS MEMS designs, which uses foundry processes, the proposed design
imposes several new challenges including: carrying two voltage levels on a non-warping suspended plate, metal-to-
metal contact, and etc. Different combinations of oxide-metal films and post-CMOS process are investigated
to achieve a non-warping suspended structure layer. And different wet etchants are investigated to remove
sacrificial layers without attacking structure layers and features. In a prototype design, the selected structure
layer is metal-3 and oxide film; the device is released using AD-10 and titanium etchant; the device is 250 μm
long, 100 μm wide, and 1.5 μm gap. The experimental results show that the suspended plate slightly curls down
0.485 μm. This device can be actuated by 10/0 V with a moving distance 50nm. The resonant frequency is
measured at 36 kHz. Due to the damage of the tungsten plugs, the logic function can only be verified by its
mechanical movements instead of electrical readouts for now.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.