A power-efficient and non-volatile programmable logic array based on phase change memory

Yuan Du; Yong Ye; Yong Kang; Yangyang Xia; Zhitang Song; Bomy Chen

doi:10.1117/12.2245026

12 October 2016 A power-efficient and non-volatile programmable logic array based on phase change memory

Yuan Du, Yong Ye, Yong Kang, Yangyang Xia, Zhitang Song, Bomy Chen

Proceedings Volume 9818, 2016 International Workshop on Information Data Storage and Tenth International Symposium on Optical Storage; 98180F (2016) https://doi.org/10.1117/12.2245026
Event: 2016 International Workshop on Information Data Storage and Tenth International Symposium on Optical Storage, 2016, Changzhou, China

Abstract

Recently, numerous efforts have been made on NVM-based Field Programmable Gate Arrays (FPGAs) because the emerging non-volatile memory (NVM) technologies have the advantages of lower leakage power and higher density than Static Random Access Memory (SRAM) technology. However, the cost and the scale of FPGAs are so high and large that they can’t be applied in the consumer electronics field and Internet of Things (IoT). Due to the small scale and low cost, Programmable Logic Array (PLA) is an ideal option for these fields. However, up to now there are few researches on non-volatile PLA based on emerging NVMs. In this paper, a power-efficient non-volatile PLA based on Phase Change Memory (PCM) is proposed. The proposed non-volatile PLA architecture has been evaluated using the 40 nm Complementary Metal Oxide Semiconductor (CMOS) technology, and the simulation results show the correct functionality of the PLA. After the PLA reads the configuration bits from the non-volatile programmable elements (PEs), the power of the programmable elements can be OFF. Therefore, the standby power of the programmable elements is much smaller than that of the commonly SRAM-based PLAs. The simulation results also show that the total power of nvPLA is reduced by about 53.6% when the supply power of Programmable Element is OFF.

Citation Download Citation

Yuan Du, Yong Ye, Yong Kang, Yangyang Xia, Zhitang Song, and Bomy Chen "A power-efficient and non-volatile programmable logic array based on phase change memory", Proc. SPIE 9818, 2016 International Workshop on Information Data Storage and Tenth International Symposium on Optical Storage, 98180F (12 October 2016); https://doi.org/10.1117/12.2245026

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
6 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

CMOS technology

Field programmable gate arrays

Logic

Resistance

Transistors

Computer architecture

Crystals

Show All Keywords

Keywords/Phrases

Search In:

Publication Years