Paper
27 March 2014 Spin on lithographic resist trim process optimization and process window evaluation
Christos F. Karanikas, J. Christopher Taylor, Naveen Vaduri, Tafsirul Islam
Author Affiliations +
Abstract
The demands imposed by shrinking design rules for sub 20 nm technology on lithographic resolution are driving many avenues of research and development in an attempt to provide a robust and affordable solution for high volume manufacturing. Currently, pitch splitting techniques, such as self-aligned double and quadruple patterning (SADP or SAQP) and litho-etch litho-etch …(LELE…), are being used to bridge the gap to next generation ;lithographic techniques. Cost of ownership (CoO), process window improvements and defectivity are opportunities and concerns for extensions of these approaches, such as resist sliming on sidewall-image transfer (SIT) processes like SADP or SAQP. A spin-on resist slimming approach is implemented with line and space resist to explore process window improvements. The effects of typical process conditions and incoming variability are studied using a custom design of experiments. The optimized process is then used to evaluate process window gain compared to the process of record.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Christos F. Karanikas, J. Christopher Taylor, Naveen Vaduri, and Tafsirul Islam "Spin on lithographic resist trim process optimization and process window evaluation", Proc. SPIE 9051, Advances in Patterning Materials and Processes XXXI, 90511L (27 March 2014); https://doi.org/10.1117/12.2045908
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photoresist processing

Logic

Semiconducting wafers

Lithography

Image processing

Critical dimension metrology

Line edge roughness

RELATED CONTENT

CD bias control on hole pattern
Proceedings of SPIE (March 25 2016)
Mesh patterning process for 40nm contact hole
Proceedings of SPIE (March 30 2010)
0.12 um logic process using a 248 nm step and...
Proceedings of SPIE (June 23 2000)
Proposal for determining exposure latitude requirements
Proceedings of SPIE (April 01 2008)

Back to Top