Paper
24 December 2003 Efficient sign extension for multiple addition
Robert T. Grisamore, Earl E. Swartzlander Jr.
Author Affiliations +
Abstract
A technique for reducing the sign extension overhead in adder trees is presented. A generalized version of the technique is shown to reduce the number of redundant sign extension computations required for reducing parallel adder trees from N terms to two terms. Additionally, the technique eliminates the fan-out latency that traditional sign extension places on late arriving sign bits. Twos complement number growth is also managed in carry-save form without the need for carry propagation. The application of the technique to 2N term adder trees is demonstrated. The implementation requires no computational overhead and needs minimal hardware. This design not only reduces hardware complexity, but also reduces computation delay. Finally, a simple circuit transformation to the traditional 4-2 compressor allows simple construction of circuits utilizing the technique.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert T. Grisamore and Earl E. Swartzlander Jr. "Efficient sign extension for multiple addition", Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); https://doi.org/10.1117/12.507644
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer engineering

Logic

Semiconductors

Signal processing

RELATED CONTENT

Constant-delay MSB-first bit-serial adder
Proceedings of SPIE (December 06 2002)
Fault-tolerant arithmetic via time-shared TMR
Proceedings of SPIE (November 02 1999)
Foundry technology trend
Proceedings of SPIE (September 04 1998)
Optimization of the final adder stage of fast multipliers
Proceedings of SPIE (September 03 2008)
Foundry technology trend
Proceedings of SPIE (September 03 1998)

Back to Top