PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
A high performance of 0.18 micrometers CMOS logic device has been developed with 0.15micrometers transistor and six level interconnects. Multi-level interconnect system consists of conventional process with Al wire and dual damascene process with Cu wire. It is well known that a reduction of interconnect delay time is important as the design rule is scaled. Recently low resistance Cu interconnects and low-k dielectric materials are expected to solve this problem We investigated the interconnect delay time of Cu and Al for the fine metal pitch and the coarse metal pitch, to optimize the interconnect system for 0.18 micrometers design rule generation, 4-level Al interconnects with fine metal pitch are suitable for short distance wiring such as intra-block cell to cell interconnects, whereas 2-level Cu interconnects with coarse metal pitch are used for long distance wiring such as mega-block to block interconnects to achieve high- speed and high-density system LSI devices.
Hiroshi Kawashima,Motoshige Igarashi,Akihiko Harada,Hiroyuki Amishiro,Noboru Morimoto,Akihiko Ohsaki,Keiichi Higasitani, andHideaki Arima
"Hybrid Cu and Al interconnects for high-performance system LSI", Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); https://doi.org/10.1117/12.360540
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Hiroshi Kawashima, Motoshige Igarashi, Akihiko Harada, Hiroyuki Amishiro, Noboru Morimoto, Akihiko Ohsaki, Keiichi Higasitani, Hideaki Arima, "Hybrid Cu and Al interconnects for high-performance system LSI," Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); https://doi.org/10.1117/12.360540