Paper
18 December 1998 Application of HT-PSM to 180-nm logic devices
Yasutaka Kikuchi, Takashi Seno, Kensuke Kawanabe, Eiji Bunki, Yuki Otsuka, Yoshiro Yamada
Author Affiliations +
Abstract
Currently various techniques, such as OPC, Beam proximity correction, are under development aiming at volume production of 180 nm logic devices. 180 nm lithography requires to handle critical dimensions below the light wavelength of stepper, HT- PSM is considered to be a potential solution for securing a certain process margin, and it is the case not only for 'hole' patterns but for 'line' patterns. On 180 nm device, since the CD on reticle is sub-micron, uniformity control across iso- dense area and CD linearity become very difficult compared with simple cell-repeating patterns like memory devices. Here, under the assumption that we apply MoSiON HT-PSM to 'line' pattern of 180 nm device, we will report various evaluation results which are mainly related to mask making process. The conclusion is that HT-PSM has advantages over binary mask when it is applied for 'line' patterns, and we could fulfill those reticle requirements by optimizing conditions of materials, dry-etcher, writing tools and beam/resist combination.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yasutaka Kikuchi, Takashi Seno, Kensuke Kawanabe, Eiji Bunki, Yuki Otsuka, and Yoshiro Yamada "Application of HT-PSM to 180-nm logic devices", Proc. SPIE 3546, 18th Annual BACUS Symposium on Photomask Technology and Management, (18 December 1998); https://doi.org/10.1117/12.332876
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Chromium

Etching

Dry etching

Reticles

Critical dimension metrology

Logic devices

Reactive ion etching

RELATED CONTENT

Advanced Cr dry etching process
Proceedings of SPIE (August 25 1999)
Dry etching technology of Cr films to produce fine pattern...
Proceedings of SPIE (December 30 1999)
Achieving 65 nm design rule dry etch performance a...
Proceedings of SPIE (August 20 2004)

Back to Top