Spin-on-glass (SOG) partial etch-back planarization process with 0.4-um gap filling ability

Maurizio Bacchetta; Chiara Zaccherini

doi:10.1117/12.186064

9 September 1994 Spin-on-glass (SOG) partial etch-back planarization process with 0.4-um gap filling ability

Maurizio Bacchetta, Chiara Zaccherini

Proceedings Volume 2335, Microelectronics Technology and Process Integration; (1994) https://doi.org/10.1117/12.186064
Event: Microelectronic Manufacturing, 1994, Austin, TX, United States

Abstract

Multilevel interconnection technology requires higher and higher planarization performances, to allow the use of three or more interconnection layers. A high planarization degree is in fact mandatory to avoid process degradation with the increasing number of interconnection layers. The cold planarization scheme, most widely used nowadays, consists in the SOG (spin on glass) deposition, for gap filling, followed by the SOG partial etch-back (PEB) process to remove SOG from the top of metal structures, where VIAs are to be opened. This type of process is, however, limited by SOG gap filling capability. In this paper a new semi-integrated SOG based inter-metal dielectric (IMD) planarization process is shown, capable of filling metal spaces down to 0.4 micrometers , and providing a good long-range planarization degree. The possibility of extending SOG based planarization processes to .35 micrometers generation devices has been successfully demonstrated with the introduction of an oxide tapering process just before SOG coating. The tapering consists of an argon sputter etch, integrated in the same equipment where the first PECVD oxide deposition is performed. Different argon etch conditions were evaluated to obtain the optimal oxide shape. The planarization process was completed with an integrated partial SOG etch-back and PECVD TEOS cap layer deposition process. Results are presented in terms of SOG filling and planarization degree data as a function of gap width and aspect ratio and in terms of process defectivity.

Citation Download Citation

Maurizio Bacchetta and Chiara Zaccherini "Spin-on-glass (SOG) partial etch-back planarization process with 0.4-um gap filling ability", Proc. SPIE 2335, Microelectronics Technology and Process Integration, (9 September 1994); https://doi.org/10.1117/12.186064

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available