Presentation
30 April 2023 Understanding the metal oxide resist and underlayer interaction for EUV lithography
Sudha Rathi, Bharati Neelamraju, Rajaram Narayanan, Shuchi Ojha, Abdul Aziz Khaja, Prashant Kulshreshtha, Praket Jha, Harry Whitesell, Karthik Janakiraman, Peiqi Wang, Larry Gao, Nancy Fung, Yung-Chen Lin
Author Affiliations +
Abstract
Wafer backside particles is one of the issues in the IC manufacturing process that has been extensively investigated through the past decades, especially on immersion systems. However, as the technology nodes continue to scale down and we are approaching the high NA EUV lithography era, backside contamination control remains to be very important. To anticipate these upcoming challenges, SCREEN has developed a sophisticated track-integrated backside cleaning (BSC) module on the DT-3000 system, which offers an advanced post-coating BSC solution before exposure. Together with imec and ASML, we investigate the potential of this unique BSC process to guarantee the lithographic performance of EUV material stacks. This is done by correlating the backside contamination with frontside patterning performance before and after minimizing the number of scanner-focus spots. With this approach, we try to identify, characterize, and eliminate potential backside defects that could cause not only yield loss, but also physically deteriorate the scanner wafer table (WT) and hence its lifetime.
Conference Presentation
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sudha Rathi, Bharati Neelamraju, Rajaram Narayanan, Shuchi Ojha, Abdul Aziz Khaja, Prashant Kulshreshtha, Praket Jha, Harry Whitesell, Karthik Janakiraman, Peiqi Wang, Larry Gao, Nancy Fung, and Yung-Chen Lin "Understanding the metal oxide resist and underlayer interaction for EUV lithography", Proc. SPIE 12498, Advances in Patterning Materials and Processes XL, 124980P (30 April 2023); https://doi.org/10.1117/12.2658562
Advertisement
Advertisement
KEYWORDS
Extreme ultraviolet lithography

Metals

Oxides

Line width roughness

Plasma enhanced chemical vapor deposition

Etching

Extreme ultraviolet

RELATED CONTENT

Ready for multi beam exposure at 5kV on MAPPER tool...
Proceedings of SPIE (March 19 2015)
Integrated fab process for metal oxide EUV photoresist
Proceedings of SPIE (March 20 2015)
Nanoparticle photoresist studies for EUV lithography
Proceedings of SPIE (March 24 2017)
Compact 2D OPC modeling of a metal oxide EUV resist...
Proceedings of SPIE (March 27 2017)
Application of RTA to a 0.8-um BiCMOS process
Proceedings of SPIE (February 15 1994)

Back to Top