PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
In 2013 Raytheon began to integrate submicron (≤0.25 µm gate) 200mm GaN on Si HEMT processes within a commercial CMOS Si Foundry environment. When fully realized, these processes will demonstrate multi GHz GaN on Si MMICs by leveraging a fully subtractively processed transistor coupled with multi-level copper based back end of line (Cu BEOL) processes. This work provides a status update on the progress towards that goal.
Jeffrey LaRoche
"Towards a Si foundry-compatible GaN-on-Si MMIC process on 200mm Si with Cu damascene BEOL (Conference Presentation)", Proc. SPIE 11280, Gallium Nitride Materials and Devices XV, 112801G (10 March 2020); https://doi.org/10.1117/12.2543913
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Jeffrey LaRoche, "Towards a Si foundry-compatible GaN-on-Si MMIC process on 200mm Si with Cu damascene BEOL (Conference Presentation)," Proc. SPIE 11280, Gallium Nitride Materials and Devices XV, 112801G (10 March 2020); https://doi.org/10.1117/12.2543913