Improved particle control for high volume semiconductor manufacturing for nanoimprint lithography

Tsuyoshi Arai; Yoichi Matsuoka; Hisanobu Azuma

doi:10.1117/12.2500482

12 June 2018 Improved particle control for high volume semiconductor manufacturing for nanoimprint lithography

Tsuyoshi Arai, Yoichi Matsuoka, Hisanobu Azuma

Proceedings Volume 10807, Photomask Japan 2018: XXV Symposium on Photomask and Next-Generation Lithography Mask Technology; 1080704 (2018) https://doi.org/10.1117/12.2500482
Event: Photomask Japan 2018, 2018, Yokohama, Japan

Abstract

Nanoimprint Lithography (NIL) has been shown to be an effective technique for replication of nano-scale features. The NIL process involves the field-by-field deposition and exposure of a low viscosity resist deposited by jetting technology onto the substrate. The patterned mask is lowered into the fluid which then quickly flows into the relief patterns in the mask by capillary action. Following this filling step, the resist is crosslinked under UV radiation, and then the mask is removed, leaving a patterned resist on the substrate. There are many criteria that determine whether a particular technology is ready for high volume semiconductor manufacturing. Included on the list are overlay, throughput and defectivity. Imprint lithography, like any lithographic approach requires that defect mechanisms be identified and eliminated in order to consistently yield a device. NIL has defect mechanisms unique to the technology, and they include liquid phase defects, solid phase defects and particle related defects. Especially more troublesome are hard particles on either the mask or wafer surface. Hard particles run the chance of creating a permanent defect in the mask, which cannot be corrected through a mask cleaning process. If Cost of Ownership (CoO) requirements are to be met, it is critical to minimize particle formation and extend mask life. In this work, methods including in-situ particle removal, mask neutralization and resist filtration are discussed in detail. As a result of these methods, along with already developed techniques, particle counts on a wafer were reduced to only 0.0005 pieces per wafer path or a single particle over 2000 wafers, with a next target of 0.0001 pieces per wafer path. Particle adder reduction correlates directly with mask life, and a mask life of 81 lots (about 2000 wafers) is demonstrated. New methods are now under development to further extend mask and reduce cost of ownership. In this work on-tool wafer inspection and mask cleaning methods are also introduced.

Citation Download Citation

Tsuyoshi Arai, Yoichi Matsuoka, and Hisanobu Azuma "Improved particle control for high volume semiconductor manufacturing for nanoimprint lithography", Proc. SPIE 10807, Photomask Japan 2018: XXV Symposium on Photomask and Next-Generation Lithography Mask Technology, 1080704 (12 June 2018); https://doi.org/10.1117/12.2500482

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available