3-D VLSI circuit is becoming a hot issue because of its potential of enhancing performance, while it is also facing
challenges such as the increased complexity on floorplanning and placement in VLSI Physical design. Efficient 3-D
floorplan representations are needed to handle the placement optimization in new circuit designs. We analyze and
categorize some state-of-the-art 3-D representations, and propose a Ternary tree model for 3-D nonslicing floorplans,
extending the B*tree from 2D.This paper proposes a novel optimization algorithm for packing of 3D rectangular blocks. The new techniques considered are Differential evolutionary algorithm (DE) is very fast in that it evaluates the feasibility of a Ternary tree representation. Experimental results based on MCNC benchmark with constraints show that our proposed Differential Evolutionary (DE) can quickly produce optimal solutions.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.