As semiconductor go to smaller node, the critical dimension (CD) of process become more and more small. For
lithography, RET (Resolution Enhancement Technology) applications can be used for wafer printing of smaller CD/pitch
on 28nm node and beyond. SMO (Source Mask Optimization), DPT (Double Patterning Technology) and SADP
(Self-Align Double Patterning) can provide lower k1 value for lithography. In another way, image placement error and
overlay control also become more and more important for smaller chip size (advanced node). Mask registration (image
placement error) and mask overlay are important factors to affect wafer overlay control/performance especially for DPT or
SADP.
In traditional method, the designed registration marks (cross type, square type) with larger CD were put into scribe-line
of mask frame for registration and overlay measurement. However, these patterns are far way from real patterns. It does not
show the registration of real pattern directly and is not a convincing method. In this study, the in-die (in-chip) registration
measurement is introduced. We extract the dummy patterns that are close to main pattern from post-OPC (Optical
Proximity Correction) gds by our desired rule and choose the patterns that distribute over whole mask uniformly. The
convergence test shows 100 points measurement has a reliable result.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.