This paper describes implementation of a high-speed encryption algorithm with high throughput for encrypting the
image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard),
in order to increase the speed and throughput using pipeline technique in four stages, control unit based on logic gates,
optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure
makes AES suitable for fast image encryption. Implementation of a 128-bit AES on FPGA of Altra company has been
done and the results are as follow: throughput, 6 Gbps in 471MHz. The time of encrypting in tested image with 32*32
size is 1.15ms.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.