## PROCEEDINGS OF SPIE

# Advanced Etch Technology and Process Integration for Nanopatterning XI

Julie Bannister Nihar Mohanty Editors

24-28 April 2022 San Jose, California, United States

23–27 May 2022 ONLINE

Sponsored and Published by SPIE

Volume 12056

Proceedings of SPIE 0277-786X, V. 12056

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Advanced Etch Technology and Process Integration for Nanopatterning XI, edited by Julie Bannister, Nihar Mohanty, Proc. of SPIE Vol. 12056, 1205601 © 2022 SPIE · 0277-786X · doi: 10.1117/12.2643344

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings: Author(s), "Title of Paper," in Advanced Etch Technology and Process Integration for Nanopatterning XI, edited by Julie Bannister, Nihar Mohanty, Proc. of SPIE 12056, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X ISSN: 1996-756X (electronic)

ISBN: 9781510649873 ISBN: 9781510649880 (electronic)

Published by **SPIE** P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time) SPIE.org Copyright © 2022 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.



**Paper Numbering:** A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

• The first five digits correspond to the SPIE volume number.

• The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

## Contents

v Conference Committee

#### ATOMIC LAYER ETCHING AND NOVEL PLASMA TECHNIQUES

- 12056 02 Challenge to achieve thermal atomic layer etching of non-volatile materials via stable organometallic complex formation (Invited Paper) [12056-3]
- 12056 03 Control of sidewall roughness formation in through-silicon via etch at non-cryogenic temperatures (Invited Paper) [12056-5]

#### MATERIALS AND ETCH INTEGRATION

- 12056 04 Patterning of Ru metal lines at 18nm pitch (Invited Paper) [12056-7]
- 12056 05 Tone reversal patterning for advanced technology nodes [12056-9]

#### COMPUTATIONAL PATTERNING AND PATTERNING PROCESS CONTROL

- 12056 06 Dielectric material etch selectivity control in dual-frequency capacitively coupled plasmas with dc-superposition (Invited Paper) [12056-11]
- 12056 07 OPC accuracy improvement through deep-learning based etch model [12056-12]
- 12056 08 Automated, high throughput optimization of multistep and cyclic etch and deposition processes using SandBox StudioTM AI [12056-13]

#### PATTERNING SOLUTIONS FOR EMERGING APPLICATIONS

12056 09 Study of surface interactions for encapsulation of phase change memory materials [12056-17]

#### EUV INTEGRATION: JOINT SESSION WITH CONFERENCE 12051 AND 12056

12056 0A Outlook for high-NA EUV patterning: a holistic patterning approach to address upcoming challenges (Invited Paper) [12056-18]

#### ADVANCED PATTERNING INTEGRATION

12056 OB	Buried power rail integration for CMOS scaling beyond the 3 nm node (Invited Paper) [12056-21]
12056 OC	Middle-of-line plasma dry etch challenges for buried power rail integration [12056-23]
	POSTER SESSION
12056 0D	Mitigation of the etch-induced intra-field overlay contribution [12056-25]
12056 OE	Creating new multistep etch and deposition processes with recycled etch data using SandBox Studio AI [12056-26]
12056 OF	Approaches to enable patterning of tight pitches towards high NA EUV [12056-28]

### **Conference Committee**

#### Symposium Chair

Kafai Lai, University of Hong Kong (United States)

Symposium Co-Chair

Qinghuang Lin, LAM Research Corporation (United States)

#### Conference Chair

Julie Bannister, Tokyo Electron America, Inc. (United States)

Conference Co-Chair

Nihar Mohanty, Oculus VR, LLC (United States)

#### Conference Program Committee

Efrain Altamirano-Sánchez, IMEC (Belgium) John Arnold, IBM Thomas J. Watson Research Center (United States) Keun Hee Bai, SAMSUNG Electronics Co., Ltd. (Korea, Republic of) Robert L. Bruce, IBM Thomas J. Watson Research Center (United States) Maxime Darnon, LN2 CNRS (Canada) Sebastian U. Engelmann, IBM Thomas J. Watson Research Center (United States) Eric A. Hudson, Lam Research Corporation (United States) Catherine B. Labelle, Intel Corporation (United States) Qinghuang Lin, IBM Thomas J. Watson Research Center (United States) Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan) Jake O'Gorman, Hitachi High Technologies America, Inc. (United States) **Erwine Pargon**, CNRS/LTM (France) Nicolas Posseme, CEA-LETI (France) Angélique Raley, TEL Technology Ctr., America, LLC (United States) Ricardo Ruiz, Lawrence Berkeley National Laboratory (United States) **Yuyang Sun**, Mentor Graphics Corporation (United States) Richard S. Wise, Lam Research Corporation (United States) Ying Zhang, NAURA (United States)