Paper
25 March 2016 Planarization of topography with spin-on carbon hard mask
Go Noya, Yusuke Hama, Maki Ishii, Shigemasa Nakasugi, Takanori Kudo, Munirathna Padmanaban
Author Affiliations +
Abstract
Spin-on-carbon hard mask (SOC HM) has been used in semiconductor manufacturing since 45nm node as an alternative carbon hard mask process to chemical vapor deposition (CVD). As advancement of semiconductor to 2X nm nodes and beyond, multiple patterning technology is used and planarization of topography become more important and challenging ever before. In order to develop next generation SOC, one of focuses is planarization of topography. SOC with different concepts for improved planarization and the influence of thermal flow temperature, crosslink, film shrinkage, baking conditions on planarization and filling performance are described in this paper.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Go Noya, Yusuke Hama, Maki Ishii, Shigemasa Nakasugi, Takanori Kudo, and Munirathna Padmanaban "Planarization of topography with spin-on carbon hard mask", Proc. SPIE 9779, Advances in Patterning Materials and Processes XXXIII, 97791I (25 March 2016); https://doi.org/10.1117/12.2218504
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Polymers

Thin film coatings

Coating

Semiconducting wafers

Optical lithography

Back to Top