GNSS software receiver sampling noise and clock jitter performance and impact analysis

Jian Yun Chen; XuZhe Feng; XianBin Li; GuangYao Wu

doi:10.1117/12.2180741

6 March 2015 GNSS software receiver sampling noise and clock jitter performance and impact analysis

Jian Yun Chen, XuZhe Feng, XianBin Li, GuangYao Wu

Proceedings Volume 9446, Ninth International Symposium on Precision Engineering Measurement and Instrumentation; 94461A (2015) https://doi.org/10.1117/12.2180741
Event: International Symposium on Precision Engineering Measurement and Instrumentation, 2014, Changsha/Zhangjiajie, China

Abstract

In the design of a multi-frequency multi-constellation GNSS software defined radio receivers is becoming more and more popular due to its simple architecture, flexible configuration and good coherence in multi-frequency signal processing. It plays an important role in navigation signal processing and signal quality monitoring. In particular, GNSS software defined radio receivers driving the sampling clock of analogue-to-digital converter (ADC) by FPGA implies that a more flexible radio transceiver design is possible. According to the concept of software defined radio (SDR), the ideal is to digitize as close to the antenna as possible. Whereas the carrier frequency of GNSS signal is of the frequency of GHz, converting at this frequency is expensive and consumes more power. Band sampling method is a cheaper, more effective alternative. When using band sampling method, it is possible to sample a RF signal at twice the bandwidth of the signal. Unfortunately, as the other side of the coin, the introduction of SDR concept and band sampling method induce negative influence on the performance of the GNSS receivers. ADC’s suffer larger sampling clock jitter generated by FPGA; and low sampling frequency introduces more noise to the receiver. Then the influence of sampling noise cannot be neglected. The paper analyzes the sampling noise, presents its influence on the carrier noise ratio, and derives the ranging error by calculating the synchronization error of the delay locked loop. Simulations aiming at each impact factors of sampling-noise-induced ranging error are performed. Simulation and experiment results show that if the target ranging accuracy is at the level of centimeter, the quantization length should be no less than 8 and the sampling clock jitter should not exceed 30ps.

Citation Download Citation

Jian Yun Chen, XuZhe Feng, XianBin Li, and GuangYao Wu "GNSS software receiver sampling noise and clock jitter performance and impact analysis", Proc. SPIE 9446, Ninth International Symposium on Precision Engineering Measurement and Instrumentation, 94461A (6 March 2015); https://doi.org/10.1117/12.2180741

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
10 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Signal to noise ratio

Ranging

Clocks

Satellite navigation systems

Receivers

Quantization

Interference (communication)

Show All Keywords

Keywords/Phrases

Search In:

Publication Years