Paper
13 March 2012 Studies of the source and mask optimization for 20nm node in the active layer
Author Affiliations +
Abstract
As semiconductor process technology moves to smaller dimension, RET (resolution enhancement technology) becomes more and more important, especially in low k1 processes. From 28nm node to 20nm node, the k1 becomes smaller with smaller dimension and pitch because exposure tool can provide larger NA (numerical aperture) or smaller exposure wavelength. SMO (source mask optimization) is a RET solution for low k1 process and provide better lithographic common process window in single exposure technology. Base on our studies of aerial image simulation and real wafer experiments on 20nm node, SMO could provide a better solution for 20nm node with 1.35 NA and 193nm exposure wavelength than the other RET sources (Quasar, C-Quad., Dipole). In the first step, the concerned patterns are important for the optimization because the main purpose of SMO is to obtain better performance in those. Through SMO iteration, we can find out a better source for our design rule and concerned patterns (like SRAM, and Small Island patterns). Then, we evaluate whether the simulation results can provide enough accuracy from real wafer data. Base on this study, we can develop a suitable SMO process for 20nm node. In this paper, we will show the optical theory, simulation result and wafer performance of SMO technology.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chih-I Wei, Ruei-Hung Hsu, Yung-Feng Cheng, and Ming-Jui Chen "Studies of the source and mask optimization for 20nm node in the active layer", Proc. SPIE 8326, Optical Microlithography XXV, 83262J (13 March 2012); https://doi.org/10.1117/12.917994
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Source mask optimization

Photomasks

Semiconducting wafers

3D modeling

Resolution enhancement technologies

Lithography

Scanning electron microscopy

RELATED CONTENT


Back to Top