Comprehensive procedural approach for transferring or comparative analysis of analogue IP building blocks towards different CMOS technologies

Dorine M. Gevaert

doi:10.1117/12.820912

28 May 2009 Comprehensive procedural approach for transferring or comparative analysis of analogue IP building blocks towards different CMOS technologies

Dorine M. Gevaert

Author Affiliations +

Proceedings Volume 7363, VLSI Circuits and Systems IV; 73630R (2009) https://doi.org/10.1117/12.820912
Event: SPIE Europe Microtechnologies for the New Millennium, 2009, Dresden, Germany

Abstract

The challenges for the next generation of integrated circuit design of analogue and mixed-signal building blocks in standard CMOS technologies for signal conversion demand research progress in the emerging scientific fields of device physics and modelling, converter architectures, design automation, quality assurance and cost factor analysis. Estimation of mismatch for analogue building blocks at the conceptual level and the impact on active area is not a straightforward calculation. The proposed design concepts reduce the over-sizing of transistors, compared with the existing methods, with 15 to 20% for the same quality specification. Besides the reduction of the silicon cost also the design time cost for new topologies is reduced considerably. Comparison has been done for current mode converters (ADC and DAC) and focussing on downscaling technologies. The developed method offers an integrated approach on the estimation of architecture performances, yield and IP-reuse. Matching energy remains constant over process generations and will be the limiting factor for current signal processing. The comprehensive understanding of all sources of mismatches and the use of physical based mismatch modelling in the prediction of mismatch errors, more adequate and realistic sizing of all transistors will result in an overall area reduction of analogue IP blocks. For each technology the following design curves are automatically developed: noise curves for a specified signal bandwidth, choice of overdrive voltage versus lambda and output resistance, physical mismatch error modelling on target current levels. The procedural approach shares knowledge of several design curves and speeds up the design time.

Citation Download Citation

Dorine M. Gevaert "Comprehensive procedural approach for transferring or comparative analysis of analogue IP building blocks towards different CMOS technologies", Proc. SPIE 7363, VLSI Circuits and Systems IV, 73630R (28 May 2009); https://doi.org/10.1117/12.820912

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
10 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Transistors

Modeling

CMOS technology

Resistance

Error analysis

Signal processing

Standards development

Show All Keywords

Keywords/Phrases

Search In:

Publication Years