Paper
3 April 2008 Optimization of high order control including overlay, alignment, and sampling
Dongsub Choi, Chulseung Lee, Changjin Bang, Daehee Cho, Myunggoon Gil, Pavel Izikson, Seunghoon Yoon, Dohwa Lee
Author Affiliations +
Abstract
Overlay requirements for semiconductor devices are increasing faster than anticipated. Overlay becomes much harder to control with current methods and therefore novel techniques are needed. In this paper, we present our investigation methods for High Order Control, and the candidates for improvement. This paper will present the study for each components of high order control. High order correction is one component for high order control and several correction methods were compared for this study. High order alignment is another important component for higher order control instead of using conventional linear model for the alignment. Alignment and overlay measurement sampling decision becomes a more critical issue for sampling efficiency and accuracy. Optimal sampling for high order was studied for high order control. Using all these studies, various applications for optimal high order control have also been studied. This study will show the general approach for high order control with theory and actual experimental data.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dongsub Choi, Chulseung Lee, Changjin Bang, Daehee Cho, Myunggoon Gil, Pavel Izikson, Seunghoon Yoon, and Dohwa Lee "Optimization of high order control including overlay, alignment, and sampling", Proc. SPIE 6922, Metrology, Inspection, and Process Control for Microlithography XXII, 69220P (3 April 2008); https://doi.org/10.1117/12.772274
Lens.org Logo
CITATIONS
Cited by 13 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Optical alignment

Data modeling

Overlay metrology

Control systems

Critical dimension metrology

Semiconductors

Back to Top