Resizing methodology for CMOS analog circuits

Timothée Levi; Jean Tomas; Noëlle Lewis; Pascal Fouillat

doi:10.1117/12.721871

10 May 2007 Resizing methodology for CMOS analog circuits

Timothée Levi, Jean Tomas, Noëlle Lewis, Pascal Fouillat

Proceedings Volume 6590, VLSI Circuits and Systems III; 65900W (2007) https://doi.org/10.1117/12.721871
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, Spain

Abstract

This paper proposes a CMOS resizing methodology for analog circuits during a technology migration. The scaling rules aim to be easy to apply and are based on the simplest MOS transistor model. The principle is to transpose one circuit topology from one technology to another, while keeping the main figures of merit, and the issue is to quickly calculate the new transistor dimensions. Furthermore, when the target technology has smaller minimum length, we expect to obtain a decrease of area. This methodology is applied to both linear and non-linear examples: an OTA and a ring oscillator. The results are compared on three CMOS processes whose minimum length is 0.8 μm, 0.35 μm, 0.25 μm.

Citation Download Citation

Timothée Levi, Jean Tomas, Noëlle Lewis, and Pascal Fouillat "Resizing methodology for CMOS analog circuits", Proc. SPIE 6590, VLSI Circuits and Systems III, 65900W (10 May 2007); https://doi.org/10.1117/12.721871

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available