Paper
16 September 2003 High-speed simulation of partial response channels employing low-density parity check (LDPC) codes
Toshihiro Horigome, Hongwei Song, Lingyan Sun, Bhagavatula V. K. Vijaya Kumar
Author Affiliations +
Proceedings Volume 5069, Optical Data Storage 2003; (2003) https://doi.org/10.1117/12.533046
Event: Optical Data Storage 2003, 2003, Vancouver, Canada
Abstract
We developed a high-speed simulator for partial response (PR) channels employing low density parity check (LDPC) codes. Bit error rate (BER) performances for channels employing PR(1,1) and PR(1,2,2,1) targets wtih blue laser and 0.85 numerical aperture (NA) are estimated by simulating up to 1011 data sampled which allowed us to estimate BERs as low as 10-10. Three data detection methods (namely, a simple slicer, soft-output Viterbi algorithm or SOVA, and maximum a posteriori probability or MAP detector) followed by LDPC decoder are compared. We also show BER performance of our one-chip hardware LDPC decoder on additive white Gaussian noise channel.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Toshihiro Horigome, Hongwei Song, Lingyan Sun, and Bhagavatula V. K. Vijaya Kumar "High-speed simulation of partial response channels employing low-density parity check (LDPC) codes", Proc. SPIE 5069, Optical Data Storage 2003, (16 September 2003); https://doi.org/10.1117/12.533046
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal to noise ratio

Sensors

Error analysis

Field programmable gate arrays

Detection and tracking algorithms

Information operations

Computer simulations

Back to Top