Paper
2 July 2003 Value-based management of design reuse
Juan Antonio Carballo, David L. Cohn, Wendy Belluomini, Robert K. Montoye
Author Affiliations +
Abstract
Effective design reuse in electronic products has the potential to provide very large cost savings, substantial time-to-market reduction, and extra sources of revenue. Unfortunately, critical reuse opportunities are often missed because, although they provide clear value to the corporation, they may not benefit the business performance of an internal organization. It is therefore crucial to provide tools to help reuse partners participate in a reuse transaction when the transaction provides value to the corporation as a whole. Value-based Reuse Management (VRM) addresses this challenge by (a) ensuring that all parties can quickly assess the business performance impact of a reuse opportunity, and (b) encouraging high-value reuse opportunities by supplying value-based rewards to potential parties. In this paper we introduce the Value-Based Reuse Management approach and we describe key results on electronic designs that demonstrate its advantages. Our results indicate that Value-Based Reuse Management has the potential to significantly increase the success probability of high-value electronic design reuse.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Juan Antonio Carballo, David L. Cohn, Wendy Belluomini, and Robert K. Montoye "Value-based management of design reuse", Proc. SPIE 5043, Cost and Performance in Integrated Circuit Creation, (2 July 2003); https://doi.org/10.1117/12.485274
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Data modeling

Electronic design automation

Systems modeling

Process modeling

Digital electronic circuits

Digital electronics

Digital signal processing

RELATED CONTENT

DSP systems design in a SystemC-based design flow
Proceedings of SPIE (October 24 2000)
Optimizing product life cycle processes in design phase
Proceedings of SPIE (February 11 2002)
Expert system for web based collaborative CAE
Proceedings of SPIE (November 06 2006)
Assembly model for concurrent engineering
Proceedings of SPIE (March 22 1996)

Back to Top