Paper
14 November 2002 Optimum scaling theory to minimize the roll-off of threshold voltage for nanoscale MOSFET
Gyu-sung Lim, Suk-woong Ko, Jae-hong Kim, Jong-in Lee, Hak-kee Jung
Author Affiliations +
Proceedings Volume 4935, Smart Structures, Devices, and Systems; (2002) https://doi.org/10.1117/12.469074
Event: SPIE's International Symposium on Smart Materials, Nano-, and Micro- Smart Systems, 2002, Melbourne, Australia
Abstract
In this paper, we have presented the simulation results about threshold voltage of nano scale lightly doped drain (LDD) MOSFET with halo doping profile. Device size is scaled down from 100nm to 40nm using generalized scaling. We have investigated the threshold voltage for constant field scaling and constant voltage scaling using the Van Dort Quantum Correction Model (QM) and direct tunneling current for each gate oxide thickness. We know that threshold voltage is decreasing in the constant field scaling and increasing in the constant voltage scaling when gate length is reducing, and direct tunneling current is increasing when gate oxide thickness is reducing. To minimize the roll-off characteristics for threshold voltage of MOSFET with decreasing channel length, we know α value must be nearly 1 in the generalized scaling.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gyu-sung Lim, Suk-woong Ko, Jae-hong Kim, Jong-in Lee, and Hak-kee Jung "Optimum scaling theory to minimize the roll-off of threshold voltage for nanoscale MOSFET", Proc. SPIE 4935, Smart Structures, Devices, and Systems, (14 November 2002); https://doi.org/10.1117/12.469074
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field effect transistors

Oxides

Doping

Capacitance

Interfaces

Dielectrics

Semiconductors

RELATED CONTENT


Back to Top