Paper
30 July 2002 157-nm lithography with high numerical aperture lens for 70-nm technology node
Author Affiliations +
Abstract
l57nm lithography is being investigated for the sub-7Onm technology node of semiconductor devices. Many efforts have been reported on the exposure tool, the F2 laser, the resist materials, the resist processing and the mask materials1. A critical component for the success of this 157nm lithography is the availability of high numerical aperture (NA) lenses that lead to higher resolution capability and higher process margin. In this article, we describe our recent evaluation results of a high precision 157nm Microstepper with 0.85 NA lens combined with simulation analysis of the lithographic performance. The details of the evaluation results discussed here include the resolution limit of the high NA lens and the possible effects of intrinsic birefringence upon the lithographic performance.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Toshifumi Suganaga, Noriyoshi Kanda, J. Kim, Osamu Yamabe, Kunio Watanabe, Takamitsu Furukawa, Seiro Miyoshi, Toshiro Itani, Julian S. Cashmore, and Malcolm C. Gower "157-nm lithography with high numerical aperture lens for 70-nm technology node", Proc. SPIE 4691, Optical Microlithography XV, (30 July 2002); https://doi.org/10.1117/12.474606
Lens.org Logo
CITATIONS
Cited by 6 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Birefringence

Imaging systems

Resolution enhancement technologies

Monochromatic aberrations

Lithography

Crystals

Interferometry

RELATED CONTENT

Blazed Holographic Gratings By Selective Etching In Silicon
Proceedings of SPIE (December 25 1979)
Multiple-exposure interferometric lithography
Proceedings of SPIE (May 17 1994)
ArF step and scan exposure system for 0.15 um and...
Proceedings of SPIE (July 26 1999)
Lithography yield check for IC design
Proceedings of SPIE (May 05 2005)

Back to Top