Paper
5 July 2000 0.3-μm pitch random interconnect patterning with node connection phase-shifting mask: experiments and simulations
Author Affiliations +
Abstract
The effectiveness of node-connection phase-shifting mask (PSM) was investigated experimentally. In this method, the original design patterns are decomposed into several alternating PSM sub-patterns bas don geometrical rules, and multiple-exposure of these masks reconstructs the original design patterns. This is suitable for random logic interconnects, where wire features are on the 'DA-grid'. We applied this method to patterning a 0.3-micrometers pitch random interconnect with a conventional DUV exposure tool Random interconnect patterns with 0.3-micrometers pitch random interconnect with a conventional DUV exposure tool. Random interconnect patterns with 0.3-micrometers pitch were decomposed using in-house geometrical Boolean operators into three PSMs and were multiply exposed onto the same region of wafer using a KrF exposure tool. Though this is preliminary experiment without mask/process optimization, it shows a possibility of below 0.3-micrometers pitch logic interconnect with KrF tools. Thus, combining this with the phase-edge PSMs or some 'slimming' technologies for shrinking gate-length, the 0.1-micrometers generation logic LSIs are expected to be achieved with conventional DUV exposure tools.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hiroshi Fukuda and Shoji Hotta "0.3-μm pitch random interconnect patterning with node connection phase-shifting mask: experiments and simulations", Proc. SPIE 4000, Optical Microlithography XIII, (5 July 2000); https://doi.org/10.1117/12.389024
Lens.org Logo
CITATIONS
Cited by 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Logic

Phase shifts

Deep ultraviolet

Optical lithography

Semiconducting wafers

Back to Top