Paper
26 August 1999 Optimal design and implementation of parallel VLSI circuits dedicated to image matching
Edwige E. Pissaloux, Francois Le Coat, Patrick J. Bonnin, Andre Tissot, Francois Durbin
Author Affiliations +
Abstract
This paper addresses the problem of architecture optimization, when implementing an image matching primitive in reconfigurable circuits. Circuit spatial organization is optimized in terms of processing time, and circuit volume, in order to suit well for real time on board applications. This optimized adaptive spatial and scalable organization of the (mu) PD circuit dedicated to image matching reduces by one order the spatial and temporal performance, without altering the quality of matching. The (mu) PD circuit has been validated with the minimal 22 elementary cells architecture with Xilinx 4010 XL circuit working at 12 MHz and occupying 92 percent of the circuit CLB. It performs the pyramidal 256 X 256 image matching in less than 1 s.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Edwige E. Pissaloux, Francois Le Coat, Patrick J. Bonnin, Andre Tissot, and Francois Durbin "Optimal design and implementation of parallel VLSI circuits dedicated to image matching", Proc. SPIE 3837, Intelligent Robots and Computer Vision XVIII: Algorithms, Techniques, and Active Vision, (26 August 1999); https://doi.org/10.1117/12.360318
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Telescopic pixel displays

Image processing

Very large scale integration

Image quality

Computer programming

Image resolution

Robots

Back to Top