Paper
21 December 1998 Video coprocessor: video processing in the DCT domain
Ahmed M. Darwish
Author Affiliations +
Proceedings Volume 3655, Media Processors 1999; (1998) https://doi.org/10.1117/12.334761
Event: Electronic Imaging '99, 1999, San Jose, CA, United States
Abstract
In this paper, we present phase one of a three-phase project. The objective of the project is to design, develop and implement a flexible programmable video coprocessor. The processor targets applications for the MPEG format. Six basic processing tasks have been identified as the main job of the coprocessor. They contribute to a wide variety of operations frequently needed by multimedia applications. These tasks are resolution conversion, frame rate changing, quality and rate control (bits per pixel), filtering, video compositing and video cut detection. This phase presents a critical comprehensive study of the algorithms capable of performing these operations in the DCT domain. Two cases were considered with and without motion compensation. This phase is an essential step for laying down the architecture of different modules and achieving the most efficient implementation. Included in this paper too, are the design philosophy that has been adopted, the design objectives that were set and the outline of the coprocessor building blocks along with their interactions. Phase two will cover the details of the coprocessor design and, finally, phase three will be the actual implementation and testing of the chip.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ahmed M. Darwish "Video coprocessor: video processing in the DCT domain", Proc. SPIE 3655, Media Processors 1999, (21 December 1998); https://doi.org/10.1117/12.334761
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Video

Video processing

Digital signal processing

Signal processing

Data processing

Image resolution

Linear filtering

RELATED CONTENT

Development of a real time airborne SAR processor using a...
Proceedings of SPIE (December 21 1994)
Survey of architectures for media processing
Proceedings of SPIE (June 18 1998)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 30 1992)
System on chip architecture with media DSP and RISC core...
Proceedings of SPIE (February 10 2006)
Hardware-based JPEG2000 video coding system
Proceedings of SPIE (February 26 2007)

Back to Top