Paper
8 June 1998 Definition and control of contact holes in a CMP process
Christine Wallace, Brian Martin, Graham G. Arthur
Author Affiliations +
Abstract
Control of contact hole sizes in a sub-half-micron CMOS process using planarisation by resist etch back and chemical mechanical polishing is discussed. The limitations of using top anti-reflective coatings to overcome thin film effects on transparent substrates are calculated by simulation. Use of bottom anti-reflective coatings to improve uniformity in the resist etch back process are described through practical results which additionally show that comparable results are achieved in the chemical mechanical polishing process but in the absence of a bottom anti-reflective coating.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Christine Wallace, Brian Martin, and Graham G. Arthur "Definition and control of contact holes in a CMP process", Proc. SPIE 3332, Metrology, Inspection, and Process Control for Microlithography XII, (8 June 1998); https://doi.org/10.1117/12.308772
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Chemical mechanical planarization

Oxides

Photoresist processing

Critical dimension metrology

Semiconducting wafers

Etching

Photography

RELATED CONTENT


Back to Top