Paper
30 July 1982 Video Compression Using Sampled Data Analog Devices
David N. Ludington
Author Affiliations +
Abstract
A bandwidth compression system is described which uses charge coupled devices to achieve real time compression of standard (512 x 480) video signals. This system is composed of an encoder and a decoder. The encoder performs a two-dimensional (8 x 8) cosine transformation on the incoming video and nonlinearly quantizes the resulting coefficients to reduce the average data rate to 1 bit per pixel. Further reduction of the data rate is accomplished with a memory which inputs quantized data during one frame and outputs this data over several frames. The decoder accepts compressed data from the encoder and converts it back into video. A frame of data is first assembled in a memory and is then read out to the inverse quantizer and inverse cosine transform while a parallel memory is being loaded. The output of the transform is a video signal which, after filtering, is available for display on a standard 525-line monitor.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
David N. Ludington "Video Compression Using Sampled Data Analog Devices", Proc. SPIE 0298, Real-Time Signal Processing IV, (30 July 1982); https://doi.org/10.1117/12.932523
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Video

Video compression

Computer programming

Charge-coupled devices

Analog electronics

Image processing

Image compression

RELATED CONTENT

Extracting image features from MPEG-2 compressed stream
Proceedings of SPIE (December 23 1997)
Design Of A Freeze-Frame Coder
Proceedings of SPIE (June 03 1987)
Real-time lossless compression for HDTV video using a GPGPU
Proceedings of SPIE (September 16 2011)
Dynamic Simulation Of Hybrid Video Compression
Proceedings of SPIE (November 11 1980)
Video quality management for mobile video application
Proceedings of SPIE (September 07 2010)
Implementation of 2-D DCT based on FPGA
Proceedings of SPIE (August 19 2010)

Back to Top