Paper
18 September 1995 Performance optimization of three-dimensional optoelectronic interconnection for intra-multi-chip-module clock signal distribution
Chunhe Zhao, Ray T. Chen
Author Affiliations +
Abstract
The structure, fabrication, and theory of a 3D planarized optoelectronic clock signal distribution device, based on a thin light-guiding substrate in conjunction with a 2D polymer holographic grating array, are described. We have previously demonstrated a 25 GHz 1-to-42 (6 X 7) highly parallel fanout interconnect with a signal to noise ration of 10 dB1. In this paper, theoretical work focused on generating a globally uniform fanout distribution is presented. An objective function aimed at equalizing the intensities among the fanout beams is established and optimization results are reported. Finally, the angular misalignment and wavelength dispersion problem are further discussed, together with their tolerance requirements on the size of the photoreceivers and the bandwidth of the vertical cavity surface emitting lasers integrated on the multi-chip-modules.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chunhe Zhao and Ray T. Chen "Performance optimization of three-dimensional optoelectronic interconnection for intra-multi-chip-module clock signal distribution", Proc. SPIE 2638, Optical Characterization Techniques for High-Performance Microelectronic Device Manufacturing II, (18 September 1995); https://doi.org/10.1117/12.221198
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Diffraction gratings

Clocks

Holography

Diffraction

Optoelectronics

Vertical cavity surface emitting lasers

Holograms

Back to Top