Prototype coprocessor for image algebra operations

Patrick C. Coffield; Matthew B. Scudiere

doi:10.1117/12.146670

23 June 1993 Prototype coprocessor for image algebra operations

Patrick C. Coffield, Matthew B. Scudiere

Proceedings Volume 2030, Image Algebra and Morphological Image Processing IV; (1993) https://doi.org/10.1117/12.146670
Event: SPIE's 1993 International Symposium on Optics, Imaging, and Instrumentation, 1993, San Diego, CA, United States

Abstract

The logical architecture for this effort was developed at Wright Laboratory. Oak Ridge National Laboratory has taken the design and reordered the data flow to allow a physical architecture to be prototypes using DSP chips, transputers, or VLSI. The design allows image algebra operations to be executed in a staged pipeline at nearly the same throughput as a memory to memory transfer. The control is by direct memory access from the host, in this case a SUN SPARC II. Reduce operations such as sum, maximum, and minimum are captured as by-products of the pipeline operation.

Citation Download Citation

Patrick C. Coffield and Matthew B. Scudiere "Prototype coprocessor for image algebra operations", Proc. SPIE 2030, Image Algebra and Morphological Image Processing IV, (23 June 1993); https://doi.org/10.1117/12.146670

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available