An advanced encryption standard framework for coarse-grained reconfigurable processor

Xuetong Wu; Zhiyong Bu

doi:10.1117/12.3031998

8 June 2024 An advanced encryption standard framework for coarse-grained reconfigurable processor

Xuetong Wu, Zhiyong Bu

Proceedings Volume 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024); 131711C (2024) https://doi.org/10.1117/12.3031998
Event: 3rd International Conference on Algorithms, Microchips and Network Applications (AMNA 2024), 2024, Jinan, China

Abstract

Currently, the Advanced Encryption Standard (AES) holds the distinction of being the most widely used symmetric cryptographic algorithm. The importance of developing AES with superior performance cannot be overstated, as it holds the potential to expand its vast range of applications. The encryption algorithm may leak some information during operation, which may be used by attackers for side channel attacks (SCA). CGRA (Coarse-Grained Reconfigurable Architecture), as a coarse-grained reconfigurable architecture, allows hardware resources to be reconfigured for different tasks. This reduces the impact of SCA during encryption and decryption. To improve the security of AES algorithm, this paper introduces an encryption and decryption framework based on open-source CGRA complier that enable domain experts to easily accelerate the plaintexts on reconfigurable processors. Firstly, we propose an improved hardware-friendly AES algorithm, which allows the processing elements (PE) of CGRA to access the data in a vectorized fashion. Secondly, a new set of CGRA instructions, based on the proposed algorithm, has been used and the performance has been improved up to 19 times when compared to the standard AES algorithm. Finally, we evaluate the proper size of CGRA to balance the performance and the area. Our experiments show that the best compromise of CGRA size is 8 * 8 for classic AES-128.

(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Xuetong Wu and Zhiyong Bu "An advanced encryption standard framework for coarse-grained reconfigurable processor", Proc. SPIE 13171, Third International Conference on Algorithms, Microchips, and Network Applications (AMNA 2024), 131711C (8 June 2024); https://doi.org/10.1117/12.3031998

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Matrices

Detection and tracking algorithms

Standards development

Computer security

Design

Clocks

Data modeling

Show All Keywords

Keywords/Phrases

Search In:

Publication Years