Binary network design for dedicated hardware circuits

Yiwen Qian; Hongshi Sang

doi:10.1117/12.2692626

7 March 2024 Binary network design for dedicated hardware circuits

Yiwen Qian, Hongshi Sang

Proceedings Volume 13086, MIPPR 2023: Pattern Recognition and Computer Vision; 130860D (2024) https://doi.org/10.1117/12.2692626
Event: Twelfth International Symposium on Multispectral Image Processing and Pattern Recognition (MIPPR2023), 2023, Wuhan, China

Abstract

The paper investigates a binarized backbone neural network design optimization method for dedicated hardware circuits, in which the activation values and weights of the convolutional operations are represented by 1bit to achieve low computation and low number of parameters while maintaining a high image classification accuracy. The network adopts a hyperparameterized design training method, which introduces hyperparameters in the binarization process of activation function, weights and activation values to improve the accuracy, and the inference process fuses all hyperparameters absorption into two binarization threshold numbers to simplify the hardware experimental complexity. The network downsampling layer adopts a separate design, using the pooling layer to complete the downsampling task of the convolutional module, which improves the accuracy while ensuring that all convolutional layers in the network have a step size of 1, providing uniformity and convenience, suitable for hardware deployment. The input layer is binarized, and all convolutional binarization is achieved by binarizing the RGB three-channel data into 24 channels to retain the input information, and only the BN and pooling layers retain the multi-value information. Based on the above scheme, the proposed binary network model architecture has good hardware adaptability, and the computational and parametric quantities are lower than other common binary networks, while maintaining high accuracy, achieving 89.27% and 66.21% top-1 accuracy on the Cifar10 and Cifar100 Dataset, respectively. A model that maintains multi-valued information in the input layer and binary data in the other layers achieves a top-1 accuracy of 65% on the ImageNet Dataset.

(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.

Citation Download Citation

Yiwen Qian and Hongshi Sang "Binary network design for dedicated hardware circuits", Proc. SPIE 13086, MIPPR 2023: Pattern Recognition and Computer Vision, 130860D (7 March 2024); https://doi.org/10.1117/12.2692626

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Design and modelling

Binary data

Education and training

Data modeling

RGB color model

Convolution

Network architectures

Show All Keywords

Keywords/Phrases

Search In:

Publication Years