Paper
1 September 1990 Miniaturized real-time processor for image sequence analysis
William J. Jacobi, William B. Kendall, Leo A. Wadsworth
Author Affiliations +
Abstract
Powerful new signal processing algorithms are now becoming available for such tasks as the detection and tracking of multiple targets via image sequence analysis. For typical real-time applications, these algorithms require throughputs on the order of hundreds to thousands of MFLOPS. In order to achieve such throughputs, it is necessary to employ parallel processing architectures, which normally require large size, weight and power consumption for their implementation. We have developed a high-performance, programmable MIMD processor called the SCC-lOO which is particularly well-suited for miniaturization using hybrid wafer-scale packaging technology. A 20-node configuration with a peak throughput in excess of 1 GFLOPS will be packaged in a three-inch cube using this approach.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
William J. Jacobi, William B. Kendall, and Leo A. Wadsworth "Miniaturized real-time processor for image sequence analysis", Proc. SPIE 1295, Real-Time Image Processing II, (1 September 1990); https://doi.org/10.1117/12.21228
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Image processing

Image analysis

Digital signal processing

Packaging

Parallel computing

Detection and tracking algorithms

RELATED CONTENT

Parallel Processing Of Images In Real Time
Proceedings of SPIE (December 04 1984)
Signal processor packaging design
Proceedings of SPIE (October 20 1993)
SCC-100 parallel processor for real-time imaging
Proceedings of SPIE (September 01 1990)

Back to Top