On-orbit maintenance and reconfiguration of DSP based on FPGA

Hongxuan Ren; Han Liu; Qiang Xue; Xiaoqing Ma; Tong Jiang; Baohua Sun

doi:10.1117/12.2653605

8 December 2022 On-orbit maintenance and reconfiguration of DSP based on FPGA

Hongxuan Ren, Han Liu, Qiang Xue, Xiaoqing Ma, Tong Jiang, Baohua Sun

Proceedings Volume 12474, Second International Symposium on Computer Technology and Information Science (ISCTIS 2022); 124740E (2022) https://doi.org/10.1117/12.2653605
Event: Second International Symposium on Computer Technology and Information Science (ISCTIS 2022), 2022, Guilin, China

Abstract

FPGA+DSP architecture is widely used in satellite digital processing systems. The satellite is in an environment where there is a lot of particle radiation and collisions. In order to avoid changes in stored code data brought by SEU (Single Event Upset), improve the system reliability, at the same time meet the current requirements of software on-orbit reconfiguration, the FPGA and DSP in the space-borne core processor need to have the ability of error correction and reconfiguration. To do this, FPGA and DSP programs need to be stored in external, writable memory. Nor Flash, with its high capacity and reliability, is often chosen as the memory for storing code. At present, the on-orbit maintenance of FPGA is usually realized by using Actel FPGA to conduct TMR (Triple Modular Redundancy), refresh and other processing on the FPGA code stored in Flash. Based on this idea, a T-shaped structure is constructed among FPGA, DSP and Flash for the architecture of the space-borne processor. As the master, FPGA controls Flash to complete TMR, error correction and on-orbit reconfiguration of DSP code. This method reduces hardware redundancy, gives consideration to autonomous maintenance and on-orbit reconfiguration, and increases system robustness. This method has been applied and fully verified in orbit.

Citation Download Citation

Hongxuan Ren, Han Liu, Qiang Xue, Xiaoqing Ma, Tong Jiang, and Baohua Sun "On-orbit maintenance and reconfiguration of DSP based on FPGA", Proc. SPIE 12474, Second International Symposium on Computer Technology and Information Science (ISCTIS 2022), 124740E (8 December 2022); https://doi.org/10.1117/12.2653605

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Digital signal processing

Field programmable gate arrays

Particles

Control systems

Radar signal processing

Signal processing

Reliability

Show All Keywords

Keywords/Phrases

Search In:

Publication Years