PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
A 10μm pixel pitch 1280×1024 Readout Integrated Circuit (ROIC) for MWIR applications is designed and fabricated using 0.18 μm CMOS process. It operates in snapshot mode supporting both Integrate-Then-Read (ITR) and IntegratedWhile-Read (IWR) configurations. The ROIC pixel has direct injection (DI) input stage and provides 2-bit programmable pixel gain. It has a minimum charge capacity of 0.7 Mé and a maximum full-well-capacity (FWC) of more than 6.3 Mé in ITR mode. 4, 8 and 16 analog video output modes are also supported with a maximum frame rate of 120 fps at 16-output mode. All digital timing and analog biasing are programmable through a serial interface. Integration time is programmable with 0.1 μs resolution by internal timing circuitry. It supports binning, windowing and antiblooming functions. The ROIC operates with 3.3 V and 1.8 V supplies and dissipates less than 175 mW in 4-output mode of operation at 30 fps. An Analog-Front-End (AFE) card is designed to operate the ROIC and convert analog video outputs into 14-bit digital value. Digitized video data is further processed by 1-point and 2-point Non-Uniformity Correction (NUC), histogram equalization and bad pixel replacement algorithms. The ROIC has been tested with a prototype FPA at 77K. Measurement results of ASEL128010 indicate that it is functional at all operating modes including windowing and binning. The input referred noise level of the ROIC is 877 é at 6.3 Mé FWC.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.