PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
Z-technology utilizes the process of stacking integrated circuits (ICs) to achieve a high degree of packaging density. This technique has been most commonly applied to packaging read out electronics for infrared (IR) focal plane arrays to achieve more signal processing at the detector interface. Irvine Sensor Corporation's (ISC's) standard packaging technology, called HYMOSS (HYbrid Mosaic On Stacked Silicon), has been tailored for stacking 0.004- inch thick silicon integrated circuits of custom designed read out electronics. New advances have been made which allow for stacking; non-silicon ICs, commercial (non-custom) circuits, and/or ICs which have been thinned to 0.002 inches.
David Ludwig,Daryl Smetana, andStuart Shanken
"Recent Advances In Z-Technology Architecture", Proc. SPIE 1097, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array, (13 September 1989); https://doi.org/10.1117/12.960376
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
David Ludwig, Daryl Smetana, Stuart Shanken, "Recent Advances In Z-Technology Architecture," Proc. SPIE 1097, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array, (13 September 1989); https://doi.org/10.1117/12.960376