Paper
9 January 1984 Design And Implementation Aspects Of A Bus-Oriented Parallel Image Processing System
Greg C. Nicolae
Author Affiliations +
Abstract
This paper describes a bus-oriented hardware architecture for the acquisition, processing and display of high-resolution two dimensional image data patterns. The system contains dedicated bipolar processors for image acquisition and display and a moderately coupled microprocessor system for image processing. Two separate asynchronous common buses are used to support high-speed data transfer and task synchronisation in the system. The design and implementation aspects of major system components, such as pixel-bus, interleaved memory modules, image processor unit and display processor are discussed in detail. Advanced design tools for modelling parallel processes, microprograming and pipelining were used throughout the design.
© (1984) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Greg C. Nicolae "Design And Implementation Aspects Of A Bus-Oriented Parallel Image Processing System", Proc. SPIE 0435, Architectures and Algorithms for Digital Image Processing, (9 January 1984); https://doi.org/10.1117/12.937000
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Computing systems

Data acquisition

Data processing

Data communications

Logic

Microelectromechanical systems

Back to Top